ELECTRICAL CHARACTERISTICS OF GRAPHENE BASED TRANSISTORS

David Jiménez

Departament d'Enginyeria Electrònica, Escola Tècnica Superior d'Enginyeria, Universitat Autònoma de Barcelona, 08193-Bellaterra, Barcelona, Spain (*) <u>david.jimenez@uab.es</u>

Graphene has recently emerged as a potential candidate material for nanoelectronics due to its electronic properties¹. Geometrically is a monolayer of carbon atoms tightly packed into a 2D honeycomb lattice known to be a zero-gap material that could be fabricated using mechanical exfoliation² and epitaxial growth³. Interestingly, graphene could be patterned in nano-ribbons, using planar technologies as electron beam lithography and etching³⁻⁴, having properties theoretically predicted to range from metallic to semiconducting depending on their width and edges⁵. This band-gap tuning capability and the possibility of large-scale integration using planar technologies open a route towards an all-graphene electronic nanodevices and circuits. Notably, recent studies² reported mobilities for electrons and holes in graphene of the order of 10^4 cm^2/V s. However, mobility for GNRs is expected to have smaller values than graphene, with an inverse dependence with the band gap⁶, but conclusive experimental studies still lack. At this early state of development of GNR technology it seems timely to develop models of building blocks helping to conduct experiments in the same line as previously reported for carbon nanotube based devices⁷⁻⁸. This work presents an easy to implement model for analyze or design the current-voltage (I-V) characteristics of GNR-FETs in connection with physical parameters, such as GNR width (W) and gate insulator thickness (t_{ins}), and electrical parameters, such as SB height (φ_{SB}). The proposed approach prevents the computational burden that self-consistency implies by using a closed-form electrostatic potential from Laplace's equation. This simplification yields accurate results compared with self-consistent results from NEGF method⁹ in the relevant limit dominated by the GNR quantum capacitance (C_{GNR}). Note that it appears to be the interesting case for advanced applications because the ability of the gate to control the potential in the channel is maximized. The presented model is intended to assist at the design stage as well as for quantitative understanding of experiments involving GNR-FETs.

References:

- ¹A. K. Geim et al., Nature Materials **6**, 183 (2007).
- ²K. S. Novoselov, and A. A. Firsov, Science **306**, 666 (2004).
- ³C. Berger et al., Science **312**, 1191 (2006).
- ⁴P. Avouris et al., Nature Nanotech. **2**, 605 (2007).
- ⁵K. Nakada et al., Phys. Rev. B **54**, 17954 (1996).
- ⁶B. Obradovic et al., Appl. Phys. Lett. **88**, 142102 (2006).
- ⁷D. Jiménez et al., Nanotechnology **18**, 025201 (2007).
- ⁸G. Fedorov et al., Nano Lett. **7**, 960 (2007).
- ⁹Y. Ouyang et al., IEEE Trans Electron Devices **54**, 2223 (2007).



Fig.1: Geometry and band diagram of the GNR-FET: (a) cross-section, (b) top view of the armchair shaped edge GNR forming the channel, and (c) sketch of the spatial band diagram along the transport direction.



Fig.2: Transfer and output characteristics (inset) for the nominal GNR-FET. Decomposition of the total current in electron and hole tunneling contributions are shown.



Fig.3: Influence of the GNR width (a) and SB height (b) in the transfer characteristics.